Seasoned Tech Swiss Matchmaker | Connecting Embedded/Electronics Experts with Switzerland's Innovative Engineering Scene
Technical Design Manager
This semiconductor manufacturer seeks an experienced leader with a successful history of managing cross-functional teams to deliver low-power RF/mixed-signal ASIC SoCs for high-volume markets. You will report directly to executive leadership, and your role will involve:
1. Driving Development Methodology: Establishing a clear and practical approach to ASIC SoC development and integration encompassing all aspects, including analog, RF, digital design, software design, pre-silicon verification, post-silicon validation, and production testing.
2. Implementing Best Practices: Leveraging your knowledge of industry-standard ASIC design processes to incorporate requirements management and traceability throughout the product development lifecycle.
3. Team Management: Overseeing cross-organizational teams to achieve goals related to low-power RF/mixed-signal ASIC platforms and the IP roadmap.
4. Team Development: Leading a team of 30-35 employees, focusing on their professional growth and fostering an environment that encourages innovation and excellence in ASIC product development.
Key Responsibilities:
1. Manage team leaders and promote collaboration among expert groups to improve ASIC design and testing processes continuously.
2. Collaborate closely with business units to define the next generation of low-power RF/mixed-signal ASIC platforms and technology plans.
3. Conduct analyses and design reviews to ensure annual improvements in performance, power efficiency, and form factor for ASIC products.
Your Profile:
1. At least 7 years of experience in ASIC and mixed-signal design, with over 5 years in leadership positions.
2. Strong understanding of low-power RF/mixed-signal ASIC design and industrial processes, with a successful record of bringing projects to volume production.
3. Experience in hardware and software project management, including familiarity with Automotive SPICE (ASPICE) and zero-defect strategies.
We would love to hear from you if you are excited about leading dynamic teams to push the boundaries of low-power RF/mixed-signal ASIC innovation!
Seniority level
Mid-Senior level
Employment type
Full-time
Job function
Management and Engineering
Industries
Semiconductor Manufacturing
#J-18808-Ljbffr